We report on the electrical properties of current annealed graphene and few layer graphene devices. It is observed that current annealing for several hours results the n-type doping in the graphene layers. After current annealing Dirac point start to shift toward positive gate voltage and saturate at some fixed gate voltage. N-type conduction in current annealed graphene layers is caused by the charge trapping in oxide layer during current annealing and recovery of charge neutrality point with time span is understood due to the de-trapping of charge with
Remarkable band structure of graphene makes it a promising material for technological applications and fundamental physics interest.
1 High carrier mobility, ability to modulate carrier density in graphene bands and low cost device fabrication methods considered tremendous interest in investigating of its exceptional electronic properties and use in nanoelectronic applications. 2, 3 In last few years, there has been much progress in the fabrication and understanding of graphene based devices (field effect transistor, atomic scale switches, high frequency devices etc). 4 Main hurdle has been to improve the carrier mobility by eliminating the charged impurities adsorbed on graphene device during fabrication process. Attempts have been made to improve graphene mobility by selecting different substrates 5 or annealing in inert atmosphere or vacuum in order to remove unintentional contamination/impurities. 6 Electrical current annealing is thought to be a better method to anneal graphene sample before measurement [7] [8] [9] [10] , where re-adsorption of atmospheric gases and water vapour can be removed. Recently, Scanning gate microscopy is used to explore the local conductivity in current annealed graphene flake. 11 It is reported that annealing at low current density exhibit micron size inhomogeneities whereas annealing at higher current density reduces the charge neutrality point inhomogeneities and increase inhomogeneities closed to electrodes. 11 However, the detail investigation of current annealing effects on graphene or oxide layer is still missing. To adopt current annealing method in improvement of the quality/mobility of graphene based devices a better understanding of current annealing process is required.
In this communication, we report a detailed investigation of the effects of graphene and few-layer graphene annealing on electrical transport. As expected, it is observed that annealing for several hours improve the sample's cleanliness, but also changes the overall system's characteristics so that a large negative electrostatic doping is required to recover charge neutrality point (CNP) of graphene. This effect is however reversible with time and points toward charging effects of the gate dielectric.
Graphene and few layer graphene samples are prepared by micro-mechanical exfoliation of natural graphite onto a SiO 2 /Si substrate with SiO 2 thickness of 300nm. The SiO 2 dielectric layer is used as a back-gate and allows a controlled electrostatic doping of the sample. Mono-layer or few layer graphene flakes are identified by means of optical microscopy, atomic force microscopy and micro-Raman scattering measurements.
Electron beam lithography was used to deposit electrical contacts made of Ti (5nm)/Au (50nm) through a poly methyl methacrylate (PMMA) mask. Except the standard sample cleaning methods using alcohol, acetone and ionized water, the samples were not further processed by any additional solvents or chemicals. Two terminal AC electrical transport measurements were performed at room temperature in high vacuum (<2x10 -6 Torr). The samples have been alternatively annealed using either a global heating treatment or making use of a large electrical current circulating through the device. The last process is referred to as electrical annealing. 7 In this case; a DC voltage is applied through the source-drain electrodes, at constant back-gate voltage, while the current flowing through the sample is monitored. The current injection is stopped when the current shows a noticeable change as compared to its initial value, indicating a resistance change of the sample. The resistance (R) versus back gate voltage (Vg) characteristics shown below has all been measured several hours after annealing, to allow the system to relax into equilibrium conditions at room temperature. Current annealing was performed on three graphene devices, called as sample A (mono-layer graphene), sample B (~4-5 graphene layers) and sample C (>6 graphene layers). excess of n-type of carriers is certainly due to current annealing and possibly from the oxide layer. We do not expect any n-type doping during these experiments as all the measurements were performed in continuous high vacuum pumping (<2x10 -6 Torr).
In order to gain quantitative insight into the current annealing effect on carrier mobility or residual carrier concentration, we used model developed by Kim et al. 16 The two terminal resistances (R total ) versus applied gate voltage can be fitted to the equation analysis show that just after current annealing we have higher defect density concentration and low mobility. The decrease in mobility with increase in carrier concentration after annealing is expected due to higher scattering of charge carriers and perturbation/disorder caused by beneath oxide layer. It is also seen that the fitting of experimental data for just after annealing is well fitted whereas later far from the CNP its deviates from experimental data. Independent fitting for hole and electron side of curve C in figure 3 (a) results higher hole mobility (4100 cm 2 /V.s) comparative to electron mobility (3500 cm 2 /V.s). Such asymmetry is understood due to imbalanced electron-hole injection from the graphene electrodes caused by the doping induced neutrality misalignment. 15, 17 Deviation is higher in electron side, suggesting p-type doping 12, 15, 17, 18 and support the CNP in positive gate side for these curves (C-in figure 1(a) and curve A in figure 3 A) . In sample B and C, the field effect mobility values of 580 cm 2 /V.s and 2250 cm 2 /V.s have been achieved after current annealing, respectively.
The n-type conduction in current annealed graphene is understood in terms of negative charge carriers (electron) doping in graphene channels. High current induced charge trapping and de-trapping with time spend in also observed in metal oxide semiconductor (MOS) transistors in the past. 19, 20 It is suggested that in annealed and/or Recently, highly n-type doping behaviour also observed in high temperature (200 0 C) annealed graphene supported on SiO 2 /Si surface for 20 hours in vacuum. 22 The results are interpreted with the help of electronic energy calculations suggesting the electronic charge transfer from modified SiO 2 layer to graphene. These results support our interpretation doping of graphene channel from the excess charge in modified oxide layers. A careful look to the reported results on current annealed graphene 7, 11 shows the CNP in negative gate voltage but origin was not discussed and possibly due to change in oxide layer. Current annealing is an efficient method to remove unintentionally impurities but we have to understand other effects in graphene and oxide to develop graphene device processing method. We believe that our results will be very useful to understand the mechanism of current annealing effects and in development of graphene based field effect transistors/devices.
In summary, we reported the observation of n-type conductivity in current annealed graphene and few layer graphene. With time spend, samples start to recover ptype conduction and saturate to a fixed gate voltage. N-type conductivity after annealing is due to the charge trapping in oxide layer during current annealing and shift in CNP in positive side due to de-trapping (reduction) of charge carriers.
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